

IRF640S, IRF640L, SiHF640S, SiHF640L

Vishay Siliconix


RoH9


COMPLIANT

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	200			
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.18		
Q _g (Max.) (nC)	70			
Q _{gs} (nC)	13			
Q _{gd} (nC)	39			
Configuration	Single			

D²PAK





N-Channel MOSFET

FEATURES

- Surface Mount
- Low-Profile Through-Hole
- · Available in Tape and Reel
- · Dynamic dV/dt Rating
- 150 °C Operating Temperature
- Fast Switching
- · Fully Avalanche Rated
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combinations of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the last lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application. The through-hole version (IRF640L/SiHF640L) is available for low-profile applications.

ORDERING INFORMATION						
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)		
Lead (Pb)-free	IRF640SPbF	IRF640STRLPbF ^a	IRF640STRRPbF ^a	IRF640LPbF		
	SiHF640S-E3	SiHF6340STL-E3 ^a	SiHF640STR-E3 ^a	SiHF640L-E3		
SnPb	IRF640S	IRF640STRL ^a	IRF640STRR ^a	IRF640L		
SILLD	SiHF640S	SiHF640STL ^a	SiHF640STR ^a	SiHF640L		
Note		· · · · · · · · · · · · · · · · · · ·		·		

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, u	nless otherw	vise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	200	v	
Gate-Source Voltage			V _{GS}	± 20	- V	
Continuous Drain Current	Voc at 10 V	T _C = 25 °C	1-	18		
		T _C = 100 °C	ID	11	A	
Pulsed Drain Current ^{a, e}			I _{DM}	72		
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^{b, e}			E _{AS}	580	mJ	
Avalanche Current ^a			I _{AR}	18	А	
Repetiitive Avalanche Energy ^a			E _{AR}	13	mJ	
Maximum Power Dissipation	T _C =	25 °C	B 3.1		w	
	T _A =	25 °C	P _D	130	- **	
Peak Diode Recovery dV/dt ^{c, e}			dV/dt	5.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. V_{DD} = 50 V, starting T_J = 25 °C, L = 2.7 mH, R_G = 25 Ω , I_{AS} = 18 A (see fig. 12). c. I_{SD} ≤ 18 A, dI/dt ≤ 150 A/µs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C. d. 1.6 mm from case.

e. Uses IRF640/SiHF640 data and test conditions.

* Pb containing terminations are not RoHS compliant, exemptions may apply



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TYP.	MAX.	UNIT		
Maximum Junction-to-Ambient (PCB Mounted, Steady-State) ^a	R _{thJA}	-	40	°C/W		
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0			

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static					•		
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Referenc	Reference to 25 °C, I _D = 1 mA ^c		0.29	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zara Cata Valtaga Drain Current	I _{DSS}	V _{DS} = 200 V, V _{GS} = 0 V		-	-	25	μΑ
Zero Gate Voltage Drain Current		V _{DS} = 160 V	V _{DS} = 160 V, V _{GS} = 0 V, T _J = 125 °C		-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 11 A ^b	-	-	0.18	Ω
Forward Transconductance	g fs	$V_{DS} = 50 \text{ V}, I_D = 11 \text{ A}^d$		6.7	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5 ^d		-	1300	-	
Output Capacitance	C _{oss}			-	430	-	pF
Reverse Transfer Capacitance	C _{rss}			-	130	-	
Total Gate Charge	Qg		I _D = 18 A, V _{DS} = 160 V, see fig. 6 and 13 ^{b, c}	-	-	70	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	13	
Gate-Drain Charge	Q _{gd}	see lig. 6 and 15-7-		-	-	39	1
Turn-On Delay Time	t _{d(on)}			-	14	-	- ns
Rise Time	t _r	 			51	-	
Turn-Off Delay Time	t _{d(off)}	V_{DD} = 100 V, I_D = 18 A, R _G = 9.1 Ω , R _D = 5.4 Ω , see fig. 10 ^{b, c}		-	45	-	
Fall Time	t _f			-	36	-	
Drain-Source Body Diode Characteristic	S						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	18	•
Pulsed Diode Forward Current ^a	I _{SM}			-	-	72	A
Body Diode Voltage	V _{SD}	$T_{\rm J} = 25 \ ^{\circ}\text{C}, I_{\rm S} = 18 \text{ A}, V_{\rm GS} = 0 \text{ V}^{\rm b}$		-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 18 \text{ A}, dI/dt = 100 \text{ A}/\mu \text{s}^{\text{b, c}}$		-	300	610	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.4	7.1	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and			∟⊓)		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

c. Uses IRF640/SiHF640 data and test conditions.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, $T_J = 25 \degree C$




Fig. 2 - Typical Output Characteristics, T_J = 175 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRF640S, IRF640L, SiHF640S, SiHF640L

Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage






Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage



VISHAY

Fig. 7 - Typical Source-Drain Diode Forward Voltage





IRF640S, IRF640L, SiHF640S, SiHF640L

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current






Fig. 13a - Basic Gate Charge Waveform



SHA





* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91037.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.